Towards Evolvable IP Cores for FPGAs
نویسنده
چکیده
The paper deals with a new approach to the design of adaptive hardware using common Field Programmable Gate Arrays (FPGA). The ultimate aim is to develop evolvable IP (Intellectual Property) cores. The cores should be reused in the same way as ordinary IP cores are reused. In contrast to the conventional cores, the evolvable cores are able to perform autonomous evolution of their internal circuits. The cores should be available in the form of HDL source code, i.e. they should be synthesizable into any reconfigurable device of a sufficient capacity. The approach is based on implementation of a virtual reconfigurable circuit and a genetic unit in an ordinary FPGA. In the presented case study an adaptive image filter is designed, implemented and synthesized. The proposed idea of evolvable IP core could open the way towards defining a business model for evolvable hardware.
منابع مشابه
Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel
To conquer the scalability issue of evolvable hardware, this paper proposes a multi-virtual reconfigurable circuit (VRC) cores-based evolvable system to evolve combinational logic circuits in parallel. The basic idea behind the proposed scheme is to divide a combinational logic circuit into several subcircuits, and each of them is evolved independently as a subcomponent by its corresponding VRC...
متن کاملPower Signature Watermarking of IP Cores for FPGAs
In this paper, we introduce a new method for watermarking of IP cores for FPGA architectures where the signature (watermark) is detected at the power supply pins of the FPGA. This is the first watermarking method where the signature is extracted in this way. We are able to sign IP cores at the netlist as well as the bitfile level, so a wide spectrum of cores can be protected. In principle, the ...
متن کاملAn Evolvable Combinational Unit for FPGAs
A complete hardware implementation of an evolvable combinational unit for FPGAs is presented. The proposed combinational unit consisting of a virtual reconfigurable circuit and evolutionary algorithm was described in VHDL independently of a target platform, i.e. as a soft IP core, and realized in the COMBO6 card. In many cases the unit is able to evolve (i.e. to design) the required function au...
متن کاملInvestigating Dynamic Reconfiguration of FPGA Based IP Cores
FPGA technology has progressed to the point where complete digital systems can be configured on to a single device. The design complexity of integrating entire systems on FPGA platforms mandates the extensive re-use of intellectual property (IP) cores. This paper investigates the dynamic reconfiguration of IP cores for FPGAs to improve their area, timing and power characteristics. We report a c...
متن کاملImpact of Intellectual Property Cores on Field Programmable Gate Array Designs
Intellectual Property (IP) design is a rapidly growing industry and designers and users are being challenged to develop infrastructure and standard interfaces for this new industry. This research studies the impact that Intellectual Property cores have on the design of Systems-on-Chip (SoC) implemented on Field Programmable Gate Arrays (FPGAs). To obtain an understanding of the current state of...
متن کامل